





MOS Transistor Scaling• All physical dimensions shrinks by a factor of a• All voltages (including threshold voltage) reduced by a also
- 0 constant field scaling• Drain current: $i_{D}^{*} = \mu_{n} \frac{\mathcal{E}_{ax}}{T_{ax}/\alpha} \frac{W/\alpha}{L/\alpha} \left(\frac{V_{cS}}{\alpha} - \frac{V_{TN}}{\alpha} - \frac{V_{DS}}{2\alpha}\right) \frac{V_{DS}}{2\alpha} = \frac{i_{D}}{\alpha}$ • Gate Capacitance: $\mathcal{C}_{ac}^{*} = (\mathcal{C}_{ax}^{*})^{*} W^{*}L^{*} = \frac{\mathcal{E}_{ax}}{T_{ax}/\alpha} \left(\frac{W}{\alpha}\right) \left(\frac{L}{\alpha}\right) = \frac{C_{GC}}{\alpha}$ • Circuit delay in a logic circuit. $\pi^{*} = \mathcal{C}_{GC}^{*} \frac{\Delta V^{*}}{i_{D}^{*}} = \frac{C_{GC}}{\alpha} \frac{\Delta V/\alpha}{i_{D}/\alpha} = \frac{\tau}{\alpha}$ • \mathcal{E}_{CC}



























